side_1

class ansys.fluent.core.solver.settings_241.side_1.side_1(name=None, parent=None)

Bases: String, _HasAllowedValuesMixin

Enter id/name of zone to convert to phase lag side 1.

Included in:

Parent	Summary
make_phaselag_from_boundaries	Make interface zones phase lagged.