interface_name#

class ansys.fluent.core.generated.solver.settings_242.interface_name_1.interface_name(name=None, parent=None)#

Enter a name for this phaselag interface.

Included in:

Parent	Summary
make_phaselag_from_boundaries	Make interface zones phase lagged.